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Abstrat
This paper reviews a new, real-time measurement instrument dediated for
online neutron monitoring in nulear reators. The instrument implements
the higher order Campbelling methods and self-monitoring ssion hamber
apabilities on an open soure development board. The board inludes an
CPU/FPGA System On a Chip.
The feasibility of the measurement instrument was tested both in labora-
tory with a signal generator and in the Minerve reator. It is shown that the
instrument provides reliable and robust ount rate estimation over a wide
reator power range.
The ssion hamber failure detetion ability is also veried, the system
is able to identify whether the measured ount rate hange is due to the
malfuntion of the detetor or due to the hange of neutron ux. The applied
method is based on the hange of the frequeny dependene of the ssion
hamber signal power spetral density, due to the malfuntion. During the
experimental veriation, the onsidered malfuntion was the hange of the
polarization voltage.
Keywords: High order Campbelling, FPGA, Measurement system, Count
rate estimation
PACS: 29.85.-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1. Introdution1
The reent development of Frenh Sodium-ooled Fast Reator (SFR)2
indues the need for new neutron ux monitoring systems in order to en-3
hane the safety features. Given the onguration of the pool type SFR, the4
neutron instrumentation is planned to be set up in the reator vessel in order5
to monitor the neutron ux over a few orders of magnitude [1℄. The high6
temperature ssion hambers are the best andidates for this purpose sine7
the typial temperature in the viinity of the ore is around 500
o
C [2℄. This8
detetor type was extensively studied in the CEA during the nineties and9
is still under ative development. In addition, a researh eort is urrently10
done in order to exploit the wide ux range monitoring apability of ssion11
hambers: it was previously shown that the use of high order Campbelling12
mode (HOC) provides a linear estimation of the neutron ux over a wide13
range of ount rate by suppressing the impat of parasiti noises.14
In this framework, a HOC measurement system prototype was developed15
at the Instrumentation, Sensors and Dosimetry Laboratory (LDCI) of CEA16
Cadarahe. The main goal of the work is to assess the feasibility and the17
industrial use of suh measurement system. To omplete the measurement18
devie, a ssion hamber malfuntion detetion module (referred later as19
"smart-detetor" apability) was inluded.20
In this paper, the implementation of HOC method on an open soure21
hardware development board is detailed. First, the general theory of HOC22
is disussed briey and the most important advantages of its appliation23
are highlighted. The theoretial basis of the ssion hamber malfuntion24
detetion is also reviewed. Seond, the design of the Campbell measure-25
ment system is presented: the preferene of using a open soure hardware26
with a CPU/FPGA hip at the prototype phase are summarized; The HOC27
omputation algorithm is explained through diagrams and loking gures;28
The software dediated to ontrol the FPGA module is introdued. The29
last part of the paper is dediated to the validation of the measurement sys-30
tem through laboratory measurements and in-ore experimental ampaigns31
performed at the Minerve reator.32
2. Theoretial bakground33
2.1. High order Campbelling theoretial bakground34
Campbell derived a theorem [3℄ that links the intensity of a shot noise35
proess onsisting of general pulses f(t) with an amplitude distribution to36
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the variane of the proess. The generalisation of this theorem was proposed37
and its omplete derivation has been performed in [4, 5℄:38
s0 =
κn
〈xn〉
∫
fn(t)dt
=
kn
Cn
. (1)
where κn is the nth order umulant of the signal, s0 is the ount rate and39
〈xn〉 stands for the nth order raw moment of the amplitude distribution.40
Commonly, the methods in whih n ≥ 3 are alled higher order methods.41
Eq. (1) shows that if the pulse shape and the amplitude distribution are42
known (therefore the alibration oeient Cn is determined), and the u-43
mulant (of any order) of the signal is measured, then the mean ount rate44
s0 of the signal an be estimated.45
In the urrent work, the estimation of the umulants is performed by46
applying unbiased umulant estimators, alled k-statistis [6℄. If the mea-47
sured signal onsists of N disretely sampled values Yi, then the third order48
umulant estimator is given as:49
k3 =
2S3
1
− 3NS1S2 +N
2S3
N(N − 1)(N − 2)
, (2)
where S1, S2, S3 are the rst, seond and third order sums of the data points50
dened as:51
Sn =
N∑
i=1
Y ni (3)
The performane of high order Campbelling methods have been intensively52
studied in [7℄; it was shown that the appliation of higher order methods53
suiently suppresses the impat of various noises. The linearity of the54
ount rate estimation over a wide ount rate range (from 104 to 109 ps)55
have been veried both numerially and experimentally. It was highlighted56
that the appliation of higher than third order methods do not bring any57
pratial advantage and aurate ount rate estimation an be ahieved with58
the third order Campbelling based on signal samples of a few ms.59
2.2. Smart detetor theoretial bakground60
Eq. (1) shows that any umulant of the signal may hange not only due61
to the hange in the ount rate, but also due to the hange in the mean62
pulse shape or in the amplitude distribution. The higher order methods are63
partiularly sensitive to these hanges beause of the higher exponents in64
Eq. (1). The hange of the pulse shape and its amplitude may our due65
to a malfuntion, suh as the redution of detetor pressure or voltage sine66
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these result a hange in the eletron drift veloity. During the measurement67
only the hange of the umulant (therefore the hange of the estimated ount68
rate) will be deteted, thus we have to be able to deide whether this hange69
ourred due to the hange of the neutron ux around the detetor or due70
to the malfuntion of the detetor.71
Therefore we have to dene a measurable quantity of the ssion hamber72
signal whih is sensitive to the pulse shape hange but not to the ount rate73
hange. As a previous study shows [? ℄, the width of the power spetral74
density (PSD) of the detetor signal satises this requirement. In this work75
the PSD of a signal y(t) is dened as:76
PSD(f) =
FT (y)FT ∗(y)
Tm
(4)
where FT stands for the Fourier transform, and Tm is the measurement time77
It was shown that by measuring the width of the PSD, one an detet78
the hange of the pulse shape due to the leakage of the lling gas. The79
spetral width was dened as the width at the half maximum of the PSD,80
it is usually ontained in the 0-20MHz band, whih is an easily aessible81
frequeny band with the modern instrumentation.82
3. Design of high order Campbelling measurement system83
The development of an on-line neutron monitoring system, whih makes84
use of ssion hamber signals and works in higher order Campbell mode,85
requires:86
 Capability to onvert and proess the signal at the output of the avail-87
able pre-amplier (between -10 and 10 V for the typial nulear instru-88
mentation).89
 Real-time omputation of the rst, seond and third order sum of the90
signal (see Eq. (3)).91
 High sampling frequeny in order to resolve the signal onsisting of92
pulses with a width of a few tens of nanoseonds.93
 Ability to proess a large amount of data in real-time (given that a94
time window of a few ms has to be applied for aurate estimations).95
Sine this work aims to develop a prototype system and provide proof of96
onept, two additional requirements have to be onsidered:97
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 Versatility in order to modify the prototype easily and test new imple-98
mentations.99
 Large user ommunity and preferably open soure philosophy in order100
to failitate the learning and to get fast tehnial support.101
3.1. Hardware seletion102
Reently several single board omputers and system on a hip (SoC)103
boards revolutionized and failitated the development of digital measurement104
instruments. Based on the above dened riteria, the Red-Pitaya board was105
hosen; it was reated to provide a ustomizable measurement system with a106
generous amount of examples aording to the open soure philosophy. Due107
to its low footprint, low prie and relatively large user ommunity, it fullls108
all the requirements whih were expeted at the prototype stage.109
The Red-Pitaya board is built around a Xilinx Zyn 7010 SoC whih110
embeds an FPGA and a dual ore Arm CPU loked at 668 MHz. The Red-111
Pitaya board hosts two Analog-to-Digital Converters (ADC) and two Digital-112
to-Analog Converters (DAC) whih are diretly onneted to the FPGA. The113
ADCs have a sampling frequeny of 125MHz and a resolution of 14 bits. The114
board provides two measurement ranges through jumper positions: ±0.6V115
and ±16V. The great strength of the FPGA is letting to design a iruit,116
whih allows to proess the data in line, therefore reduing the time, and117
the memory storage for heavy omputations. This makes FPGAs ideal to118
perform simple omputing patterns on a vast amount of data in real time.119
These harateristis fulll all the above stated requirements to develop an120
online neutron monitoring system: the board is able to proess the signal121
at output of the most ommon pre-amplier(0,10V for the CEA PADF and122
-10,0V for the Canberra ADS pre-ampliers applied in this work), to resolve123
the ssion hamber pulses (with a length of few tens of ns), and to perform124
the real-time proessing of large amount of data.125
It has to be mentioned, that although it may seem that the CPU ould126
handle all the data proessing needed to alulate the high order sums of the127
signal, the real time omputation with the CPU ouldn't be realized due to128
the huge amount of data transfer and operations (≈ 750[Mop/s℄) it implies.129
Therefore, in the neutron monitoring instrument, the FPGA was dediated130
to the low level, time ritial, redundant operations (namely omputing the131
power sums of the signal values), whereas more ompliated operations were132
performed on the CPU.133
The FPGA of the board is ongured using Verilog, a low level Hardware134
Desription Language (HDL), and the softwares running on the CPU are de-135
veloped in C language. It has to be reognized that development with a136
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hardware desription language is more umbersome than with a normal pro-137
edural language (the main onstraints are detailed in the following setion).138
Thus, during the design of the instrument the use of the low level omputing139
was kept to a reasonable minimum, in order to failitate the development and140
the maintainability of the devie while keeping CPU omputing power for141
prospetive data proessing. The following setions are devoted to explain142
the inner design of the new measurement system.143
3.2. Third order umulant measurement system144
The most time onsuming operations, while omputing the third order145
umulant estimator k3 (Eq. 2), are the omputations of the sums S1, S2 and146
S3 (Eq. 3), sine the higher order power of eah signal sample is required147
in real-time. On the other hand, the further operations to ompute the148
estimator k3 based on the sums, has to be done only one at the end of149
the measurement time and don't exhibit any simple omputational patterns.150
Consequently, the real-time omputation of the sum terms were realized151
on the FPGA, and, after the transfer of the sums to the CPU, the nal152
operations to ompute the umulant estimator were performed by a ontrol153
software running on the CPU.154
The developed FPGA module of the measurement system is omposed of155
ve algorithmi bloks. Two bloks are dediated to read and write data for156
the Proessing System (PS, i.e. the omputer part of the SOC). One blok157
is in ontrol of the measurement soft reset. Two bloks are diretly related158
to omputation of the third order umulant estimator terms. The funtion159
and the realisation of the last two bloks are detailed below.160
3.2.1. Unbiased umulant estimation FPGA module161
The algorithm design starts with the denition of registers (variables used162
to store data): S1, S2 and S3 ontain respetively the sum of single, square163
and ubi power of the samples for N number of samples. It is favorable to164
limit the number of samples to a power of 2 to simplify division by N into bit165
shifting operation. It was shown previously that the proper measurement166
time for the umulant was between a hundred of miro-seonds and a few167
tens of milliseond [7℄, in terms of number of samples, this orresponds to168
N between 222 (33.5 ms) and 214 (131 µs) if the sampling frequeny is 125169
MHz; Register N size was set to 23 bits.170
The sizes of S1, S2 and S3 have to be arefully dened as well, sine their171
sizes have to be adequately large in order to avoid overows. The develop-172
ment board provides two's omplement signed 14 bits samples, an addition173
of two samples has to be stored on 15 bits, where as their multipliation is174
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stored on 28 bits. This implies that S1, whih ontains up to N summed data175
has to be 36 bits wide beause of the maximum value of N, whih is 222. S2176
and S3 must be 50 and 64 bits wide in order to ontain respetively the sum177
of square and ubi power of samples.178
One eah used register has the proper size, the algorithm an be de-179
signed. Two important onstraints have to be taken into aount at the low180
level omputing. First, every operation in an algorithmi blok is performed181
in parallel during a lok tik; the results of the operations will be available182
at the end of the lok tik whih prohibits the use of regular proedural183
programming. However, branhing (i.e. onditional tests) does not onsume184
any omputation time. Seond, only one operand an be used in an opera-185
tion; it implies to pipeline the omputation of square and ubi power over186
several lok tiks.187
Fig. 1 summarizes the implemented algorithm: the main algorithmi188
blok ontains a loop dediated to the omputation of the sums. To provide a189
better understanding of the time operation of the algorithm, Fig. 2 illustrates190
is loking diagram for N = 4.191
At eah lok tik, the data stream oming from the ADC (ad_a) is stored192
into two temporary registers (single ontains the ADC value and double←֓193
ontains the square of the ADC value), whih are used to pipeline the power194
omputation. In the same time, ad_a is added to S1, double to S2 and triple195
to S3 (triple is also a temporary register dediated to store the ubi power196
of samples, it is fed with the result of the multipliation single*double).197
A sample ounter (sample) is inremented at eah yle to keep trak of198
the amount of samples proessed sine the start of the urrent measurement.199
When sample is equal to N, the ompletion proess and the transfer of S1, S2,200
S3 to registers aessible by the PS (namely S1mem, S2mem, S3mem) begins. To201
transfer the sums to the area from whih the data transfer towards the CPU202
takes plae, intermediate registers (namely S1inter, S2inter, S3inter) have to203
be used to store the sums due to the pipelining. The reason is that the nal204
values of S2 and S3 will be available respetively one and two lok tiks after205
S1, however, the data transfer has to be done in one lok yle in order not206
to mix old and new data in registers where the CPU has aess.207
To ahieve the transfer, rst the ag data_transfer responsible for data208
transfer from intermediate registers to the memory area aessible by CPUs209
is set to false. In the same lok tik when the sample is equal to N , the210
ag speifying the availability of S1 (S1ready) is set to true, while the ags211
indiating the availability of S2 and S3 (S2ready and S3ready) are set to false.212
In the next lok tik, a test S1ready==true allows S1 to be transferred213
to the intermediate register S1inter, while the omputation of S1 restarts.214
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At the same time, S2ready is set to true sine S2 will be ready for the next215
tik. During the following tik, a test S2ready==true allows S2 to be opied216
to S2inter and its omputation restarts, while S3ready is also set to true. In217
the next lok tik, the test S3ready==true is veried and the opy of S3←֓218
to S3interm is performed; a register whih keeps trak of measurement time219
(time_stamp) is also inremented and the ag data_transfer is reset to true←֓220
. All the sums an now be opied from intermediate registers to the ones221
aessible by the PS (the algorithmi blok responsible for this transfer is222
summarized in Fig.3)), while the registers ontaining the sums, S1, S2, S3 are223
already lled with the data of the new measurement.224
3.2.2. Control software of the High Order Campbelling module225
A software was written in a high level programming language to ontrol226
the FPGA module. Its main task is to read the data provided by the FPGA227
at the designated memory addresses, to onstrut the estimator k3 and to228
make it available for further proessing. At this phase, two onstraints have229
to be onsidered to fulll the requirements of real-time monitoring: rst,230
the software must be apable to onstrut the estimator in a time window231
shorter than the duration of the measurement without being slowed down232
by the post-proessing of data. Seond, it should not miss any measurement233
and should store eah result produed in the memory for further proessing.234
In order to fulll these requirements, the software design uses two threads,235
whih allow to take advantage of the dual ore arhiteture. One transfers236
the available measurement into the memory of the PS: it reads the time237
stamp omputed by the FPGA, and if this time is larger than the one stored238
in omputer memory, S1, S2 and S3 are transferred and k3 estimation is239
onstruted. The seond thread is responsible for heavy and slow proesses240
suh as printing and saving the umulant estimator. It has only aess to241
the data provided by the measurement thread. In order not to lose data, a242
FIFO (First In First Out) pile an be used by the measurement thread to243
store the terms of the umulant. Both threads are detailed through diagrams244
available in Fig. 4 and Fig. 5.245
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Figure 1: The algorithm for the omputation of the terms of the estimator k3: S1, S2
and S3.
9
Figure 2: Cloking diagram of the algorithm for omputation of the umulant terms.
For the sake of simpliity, the number of samples per measurement is set to N = 4.
The squares represent the state of registers at eah tik while the arrows summarize the
operation performed during the tik. Bubbles at the top of the diagram are related to
ags for nishing the omputation and initiating memory transfer.
10
Figure 3: Diagram of the algorithmi blok dediated to transfer data from the omputing
blok to the blok in harge of ommuniation between the FPGA and the PS.
11
Figure 4: Diagram of the HOC measurement system ontrol software.
12
Figure 5: The measurement loop shematized here is alled by the measurement thread
independently from the main software.
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3.3. Smart detetor system246
The measurement prototype was ompleted with smart detetor apabil-247
ities in order to detet the hange in the width of the power spetral density,248
whih indiates a possible malfuntion during operation.249
As it was shown previously [8℄, it is satisfatory to monitor the power250
spetral density on the s time sale. In order to minimize the neessary251
hange in the FPGA modules developed for the higher order umulant om-252
putations, in the smart detetor module, the FPGA (ontrolled by the PS)253
is responsible only for reording the raw data. The omplex data proessing,254
suh as omputing the PSD and determining its width, is done on the CPU255
with spei C routines from the GSL (GNU Sienti Library) [9℄.256
3.3.1. Smart detetor FPGA module257
The hardware part of the smart detetor module onsist of a puntual258
raw data reorder whih makes use of the blok RAM available on the FPGA;259
the Artix-7 have 60 bloks of 36 kB RAM whih an have a limited set of260
onguration [10℄: Sine the data oming from the ADC are 14 bits wide,261
only 216 data points (0.524 ms) an be stored in the memory.262
The FPGA module is onstruted from three algorithmi bloks available263
in Fig. 6: the rst one stores ADC data into a memory buer, while the264
seond and third one deal respetively with data transfer to the PS and with265
message dispathing through the smart detetor module.266
For the sake of simpliity, it was deided to use the memory transfer267
algorithm inluded in the Red-Pitaya projet and a serialised arhiteture268
to move data buer from the FPGA to the PS: The PS sends the memory269
address to be read and the memory transfer ode blok makes ready the270
related data (buff[yraw_read_addr℄) for an eventual read ommand.271
Even with a limited signal length and slow memory transfer (≈ 12.5272
Mdata/s), this arhiteture is suitable for the ssion hamber failure dete-273
tion. Nevertheless, in the future, it is possible to improve this module: sine274
the granularity of memory transfer is 32 bits, transferring more than one 14275
bits of useful data in a lok tik ould speed up the transfer to the PS by a276
fator 2.277
3.3.2. Control software of the smart detetor module278
The ontrol software of the ampbell measurement system was extended279
in order to inlude the smart detetor apabilities. The general arhiteture280
remains the same: two threads are running on the two ores of the CPU.281
One is dediated to the measurement and only does lightweight proessing282
while the other is related to heavy data proessing (as shown in Fig.7). A283
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Figure 6: Smart detetor algorithm implemented on the FPGA. The register ADC represents
a raw sample.
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ag set by the user at the program start-up (ompute_psd) allows to enable284
the smart detetor module.285
The measurement thread was adapted to transfer signal segments: one286
ag is shared with the data proessing thread, psd_ompute_flag is used to no-287
tify the FPGA that the signal buer has to be lled. Then, the measurement288
thread heks periodially if the data buer is ready. One it is ready, the289
data is transferred. When a omplete signal segment has been transferred,290
the measurement thread indiates it with psd_ompute_flag.291
The data proessing thread is in harge of PSD omputation. When the292
buer data is ready to be proessed, the thread proeeds to the PSD om-293
putation after requesting a new signal segment. The spetrum is omputed294
using the Bartlett's method. When the the amount of omputed spetra295
reahes MAX_PSD, the average spetrum is omputed, and the width of the296
spetrum is estimated. Finally, the mean spetrum is saved on the disk.297
4. Experimental validation298
The measurement system prototype was tested through several experi-299
ments. During the development phase, experiments in laboratory were per-300
formed to hek whether the FPGA modules are well implemented. Finally,301
the measurement system was onneted to ssion hambers and tested in302
the Minerve reator under real working onditions. The measurements and303
the obtained results are detailed in the following setions.304
4.1. Laboratory validation305
4.1.1. Validation of the HOC measurement system306
The validation of the HOC measurement system was done in two steps.307
In the rst step, the proper omputation and transfer of S1, S2 and S3 was308
heked by replaing the ADC input data by a onstant value of 2. It was309
veried that for N samples, the omputed sums S1, S2 and S3 are equal to310
2N , 4N and 8N respetively.311
In the seond step, the auray of the third order umulant estimation312
was tested with Poisson pulse trains simulated by a pulse train generator.313
The pulse trains onsisted of exponential damped pulses with a width of314
around 100 ns and a random normally distributed amplitude. The ount315
rates were varying between 4 · 105 to 4 · 107 /s. The pulse trains were316
loaded (in the proper format) and played by a Tektronix AWG 5012 signal317
generator. The datasets were 0.128 seond long, with a sampling time of 8 ns318
and the pulse amplitude seleted to be onsistent with the output of a typial319
ssion hamber measurement hain (3% of the ±16 V range were used). For320
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Figure 7: The ontrol software dediated to the smart detetor module. (Only the mea-
surement thread ommuniates with the FPGA smart detetor module, even if the request
for a new measurment is sent through the shared variable psd_ompute_flag by the data
proessing thread.)
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eah pulse train, the third order umulant estimator was omputed before321
uploading to the signal generator and ompared with the estimation of the322
measurement system. The results are summarized in the Table 1.323
The measured third order umulants are lose to the omputed ones. A324
maximum of 3.5 % of relative overestimation was found during these tests.325
The disrepany is most probably due to the eletronis transfer funtion and326
the trunation made by the ADC. Investigations has shown that the trans-327
fer funtion results a slight reshaping, therefore the measured estimation is328
slightly higher then the omputed umulant. Nevertheless, in pratial sit-329
uations the alibration methodology will inherently take into aount the330
reshaping, hene the ount rate will not be overestimated.331
. rate (/s) k3 (omputed) k3a (measurement) k3b (measurement) µs
4 ·106 2.84 ·10−5 (2.90±0.01) ·10−5 (2.91±0.19) ·10−5
4 ·107 5.70 ·10−5 (5.85± 0.02) ·10−5 (5.86±0.36) ·10−5
4 ·106 3.22 ·10−5 (3.33± 0.02) ·10−5 (3.37±0.27) ·10−5
4 ·105 1.15 ·10−5 (1.19±0.02) ·10−5 (1.27±0.27) ·10−5
Table 1: Computed and measured third order estimators for pulse trains at various ount
rates. k3a refers to the estimation based on 34 ms samples and k3b refers to the estimation
based on 262 µs samples.
4.1.2. Smart detetor module validation332
In order to test the smart detetor module, and the PSD measurement333
apabilities of the system, several pulse trains with a length of 0.128 s were334
simulated, and played with the signal generator. The trains ontained Gaus-335
sian shaped pulses with a mean ount rate of 106 /s. The width (i.e. the336
standard deviation of the Gaussian) of the pulses were hanged (5 ns, 10 ns337
and 15 ns were onsidered).338
The obtained power spetral densities are available in Fig.8. As it an339
be seen, the spetrum shape is harateristi of the pulse shape. The line340
entered around 1 MHz and its harmonis are artifats due to the fat the341
same 0.128 s signal was played periodially. The funtioning of the smart342
detetor module was appropriate.343
4.2. In reator validation344
Finally, the measurement devie was tested during an experimental am-345
paign at the Minerve faility of CEA [11℄.346
Several setups were realized in order to assess the ompatibility of the347
devie with the standard nulear instrumentation. During the ampaign,348
18
Figure 8: PSD obtained with simulated pulse trains.
two pre-ampliers were used: the ADS, manufatured by Canberra and349
the PADF designed by the CEA instrumentation and eletronis labora-350
tory. These pre-ampliers are dierent in their output voltage and transfer351
funtion.352
In order to over a wide ount rate range, two type of ssion hambers353
were tested during the experiments: the CFUL01 (a relatively large hamber,354
whih ontains 1g of U235; its pulse shape is around 80 ns wide) and the355
CFUR (a rather small hamber, whih ontains 10µg of U235; its pulse shape356
is around 20 ns wide). At the same neutron ux, the CFUR hamber results357
5 orders of magnitude lower ount rate than the CFUL01.358
The CFUL01 hamber was loated in the surrounding of the driver zone,359
whereas the CFUR was installed in the enter of the reator.360
During the ampaign, the following experiments were performed in order361
to assess various aspets of the measurement devie:362
 Cumulant estimation with the CFUL01 and the PADF at various power363
levels: to assess the linearity of the measurement system.364
 Cumulant estimation with the CFUR and the PADF at various power365
19
levels: to assess the limits of the system at low ount rates.366
 Pulse train reording with the CFUR and the PADF at various power367
levels: to alibrate the HOC system (in order to retrieve the ount rate368
with the higher order method), and to estimate the ount rate with369
pulse ounting algorithms.370
 PSD measurement with the CFUL01 and the ADS pre-amplier with371
various bias voltages: to simulate a detetor failure and to measure the372
hange of the spetral width.373
4.2.1. Third order umulant measurements, CFUL01/PADF374
The third order umulant has been estimated at reator powers between375
10W and 80W with the CFUL01, based on 33ms time windows. Both the376
±0.6V and the ±16V input ranges have been used, in order to assess the377
linearity with both ranges.378
The signal saturates at 30 W reator power, when measured with low379
voltage range. Therefore, only two measurements were done with this range380
(at 10 W and 20 W). The umulant over power ratios are (4.04 ± 0.36) 106381
(a.u.).W
−1
and (4.11± 0.28) 106 (a.u.).W−1 for the 10 W and 20 W power,382
respetively. Although, in the future a better resolution of the power is383
needed to draw deeper onlusion, the good agreement of the ratios implies384
that the behavior is linear.385
With the ±16 V range the whole power range was overed. The obtained386
umulant estimations are presented in Fig.9. The measured third order u-387
mulant shows linearity with the reator power. The departure from linearity388
is lower than 1.6 %, whih is the result of the random error of the estima-389
tion. In order to estimate the ount rate, the measurement hain has to be390
alibrated. The alibration, through applying the methodology desribed391
in [12℄ (namely, to evaluate the oeient Cn in Eq. (1) by measuring the392
mean pulse and the pulse amplitude distribution at low power), was planned393
to be done during the post-proessing of reorded signal samples. Unfortu-394
nately, for this purpose the signal was reorded with the high voltage range,395
whih was not appropriate to disriminate properly the single pulses from396
the noise. In the future, when further reator time an be obtained for sim-397
ilar measurement purpose, the alibration is going to be repeated with the398
low voltage range as well. In order to avoid similar problems, also a new399
alibration proedure is under development, whih an be performed during400
the real-time operation, and does not require post-proessing. Nevertheless,401
the measurement with the CFUL01 was still valuable to assess the linear402
umulant estimation of the measurement devie.403
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Figure 9: Third order umulant reorded with the ±16V range as a funtion of the reator
power.
4.2.2. Third order umulant measurements, CFUR/PADF404
Measurements with the CFUR hamber were performed only with the405
low voltage range, sine the ount rate of the signal was expeted to be406
rather low on the power range of Minerve.407
The measurements were done at 40W and 80W power level. The results408
are summarized in Table 2. The umulant estimation based on one 33ms409
long sample results a high standard deviation, whih is expeted sine at410
these ount rates only few pulses appear during one sample, and the number411
of observed pulses is unertain. Nevertheless, the expeted value of the412
umulant estimator was based on 1900, 33ms long signal samples, therefore413
the overall deviation of the estimated mean umulant is less than 2.3%. (In414
omparison, when the reator was all ontrol rods down and estimation was415
based only on the noise in the system, the estimated third order umulant416
appeared to be 350 ± 50, whih is less than the deviation of the umulant417
estimation for the ssion hamber signal). The mean umulant over the418
power ratios show good agreement, whih implies linear behaviour. For the419
estimated ount rates (disussed later), the deviation refers to the 400 · 0.52420
ms sample, not only to one sample.421
To alibrate the ssion hamber through the methodology presented422
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Table 2: Cumulant and ount rate estimations with the HOC module and with pulse
ounting.
Power (W) k3 (a.u.) 〈k3〉/P (a.u.).W
−1
HOC ount rate /s Ref. ount rate .s
40 (1.18± 0.39)104 295±12 3430± 354 (2861±118)
80 (2.38±0.56) 104 297±10 6918± 686 (6103± 171)
in Ref. [12℄, the raw signal reorder module dediated to smart detetor423
was used, with a minimalist ontrol software. Several signal segments were424
reorded at 80W and the pulses were isolated during post-proessing in or-425
der to determine the alibration oeient in (1). From the measurements426
nearly 2700 pulses were isolated, whih allows to have aeptable statistis.427
The mean pulse shape and the amplitude distribution of the pulses is illus-428
trated in Fig. 10. As one an see, the dynami of the measurement system429
allows to disriminate the pulses from the noise and the resolution is ne430
enough to observe even the urrent bouning bak from the able (a small431
bump following the main pulse). The prototype is apable of working as432
a raw signal reorder as well. The estimated alibration oeient for the433
third order is:434
Cclas = 3.44± 0.3 (a.u.).s/c (5)
The alibration has large unertainty, whih shows the disadvantage of this435
methodology. As it was highlighted in Ref. [12℄ as well, for the high order436
methods an empirial alibration may be favorable. Suh alibration is not437
plausible for the traditional Campbelling method, due to the linearity gap438
between pulse ounting methods and the seond order Campbelling.439
In order to obtain a referene ount rate, 400 signal segments reorded at440
a reator power of 80W and 400 reorded at a power of 40 W were analyzed441
with pulse ounting method as well. The estimated ount rates obtained442
by pulse ounting, and the ones omputed from the alibrated higher order443
Campbelling are inluded in Table 2. It has to be highlighted again that444
the standard deviation refers to the 400 · 0.52ms long signal sample for the445
ounting algorithm result while it is related to the 1900 ·33 ms long signal for446
the alibrated HOC. The standard deviation of an estimation based on one447
0.52ms sample is muh higher for the pulse ount, but the goal was to dene448
the referene (i.e. the real) ount rate of the hamber at these powers. The449
good agreement of the estimated ount rates show that the results measured450
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Figure 10: Left: mean pulse shape omputed with single pulses oming from the 80 W
measurement data. Right: amplitude distribution of pulses omputed on datasets reorded
at 80 W.
by the system are physially orret. The results also imply that monitoring451
at really low ount rates (in the order of 103 ps) is possible with higher order452
Campbelling, but longer measurements are neessary (nevertheless, the same453
holds for pulse mode measurements as well).454
4.2.3. PSD measurements, CFUL01/ADS455
When the tests of the smart detetor module were performed, only the456
ADS preamplier were available, whih allowed to verify that the devie is457
apable to work with other instruments as well.458
The ADS pre-amplier and a CFUL01 hamber were used to test the459
smart detetor module. Using the CFUL01 was advantageous for this pur-460
pose, sine it has a higher ount rate, therefore its power spetral density461
an measured more aurately during real time operation.462
In the urrent experimental work, the hange of the pulse shape was463
ahieved by hanging the ssion hamber voltage in the saturation regime.464
The inrease of the voltage has similar eets on the pulse width as the465
derease of the gas pressure, but it is simpler to ahieve during the measure-466
ment.467
Measurements were taken at a onstant reator power of 20W with the468
voltage hanged between 600V and 850V. For eah applied voltage, the PSD469
was onstruted by using 4000 datasets of 0.52ms long signals. The low vari-470
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Figure 11: Left: PSD as a funtion of the applied voltage. Right: Spetral width as a
funtion of the polarisation voltage.
ane of the spetra estimated from this amount of data, allows to distinguish471
hange in the spetral as small as 50 kHz. The measured PSD and the esti-472
mated spetral width are presented in Fig.11. The slight osillation of the473
PSD is an artifat due to the applied able. As expeted, the spetral width474
inreases with the inrease of the applied voltage, and it saturates at high475
voltages. The reason of the saturation of the spetral width is the saturation476
of eletron drift veloity in argon-nitrogen mixtures at high redued eletri477
elds [13℄.478
Therefore, the proof of onept of the smart detetor is validated: it479
is possible to detet a hange of mean pulse shape from investigating the480
power spetral density, whereas the measurement noise and the low frequeny481
ltering of the system have negligible inuene on the determination of the482
spetral width.483
Although, in the urrent experiment, the time needed to reord and pro-484
ess the 4000 datasets is approximately 300 s due to the slow data transfer,485
this already allows to test in every 5 minutes whether the hamber malfun-486
tions. However, the proessing time of the smart detetor prototype ould487
be redued by a fator of 3 by using optimised FFT routines, and in the488
future even faster tests an be ahieved for the industrial appliation by489
implementing the same method on board with higher performane.490
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5. Conlusion491
An innovative measurement system prototype for real time neutron mon-492
itoring was presented and validated through this paper. The prototype was493
built using an open soure CPU/FPGA devie with ADC on board. Suh494
arhiteture has a several advantages: time ritial, simple operations an495
be performed on the FPGA, immediately after reording the data, whereas496
omplex and heavy data proessing an be performed on the CPU. The sim-497
pliity of the hosen board (Red-Pitaya) allowed fast and straightforward498
development.499
The main purpose was to prove the feasibility of a real time neutron500
ux monitoring system using the third order Campbell mode. This method501
suppresses the impat of noise and provides wide range of operation. In this502
work it was shown that the method is even apable to work at ount rates503
as low as 103 ps.504
In the work, the onept of ssion hamber failure detetion was also505
inluded. The self monitoring apability of the system is based on deteted506
the hange in the width of the power spetral density of the signal.507
The paper provides detailed desription of the implemented FPGA al-508
gorithms and the ontrol software running on the CPU. All the hallenges509
and solutions were highlighted in order to serve as a tutorial for similar510
developments.511
The reliability of the onepts and the robustness of the devie was tested512
through an experimental ampaign at the Minerve reator. The linear re-513
sponse and the real time operation of the devie was veried over a wide514
power range. Through the alibration of the system the physial validity of515
the measured results was assessed. The self monitoring apability was also516
tested, the system is apable to detet the hange in the voltage set between517
the eletrodes of the hamber.518
Sine the alibration of the system is rather elaborate, a simpler, auto-519
mati and real time alibration proedure is under development.520
For industrial usage, the next step is going to be the implementation521
of the same onepts on a board whih has higher performane in order to522
ahieve faster self monitoring apability.523
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